Latch Performance Detection Method, Device and Electronic Device
US-2024170092-A1 · May 23, 2024 · US
Testing of non stuck-at faults in memory
US9015539B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9015539-B2 |
| Application number | US-201313969259-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 16, 2013 |
| Priority date | Sep 3, 2010 |
| Publication date | Apr 21, 2015 |
| Grant date | Apr 21, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method for identifying non stuck-at faults in a read-only memory (ROM) includes generating a golden value of a victim cell, providing a fault-specific pattern through an aggressor cell, generating a test reading of the victim cell in response to the provided fault-specific pattern, and determining whether the ROM has at least one non stuck-at fault. The determination is based on a comparison of the golden value and the test reading of the victim cell.
First claim
Opening claim text (preview).
I claim: 1. A method for testing a read-only memory (ROM) for at least one non stuck-at fault, the method comprising: reading an uncorrupted data value of a victim cell to generate a golden value; providing a fault-specific pattern through an aggressor cell, wherein the aggressor cell is associated with a plurality of victim cells; generating a test reading of the victim cell in response to the provided fault-specific pattern; and determining whether the ROM has at least one…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9015539B2 cover?
- A method for identifying non stuck-at faults in a read-only memory (ROM) includes generating a golden value of a victim cell, providing a fault-specific pattern through an aggressor cell, generating a test reading of the victim cell in response to the provided fault-specific pattern, and determining whether the ROM has at least one non stuck-at fault. The determination is based on a comparison …
- Who is the assignee on this patent?
- St Microelectronics Int Nv
- What technology area does this patent fall under?
- Primary CPC classification G11C29/50. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Apr 21 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).