Low latency data exchange between processing elements
US-2016364352-A1 · Dec 15, 2016 · US
US9015448B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9015448-B2 |
| Application number | US-81794510-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 17, 2010 |
| Priority date | Jun 17, 2010 |
| Publication date | Apr 21, 2015 |
| Grant date | Apr 21, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A processor and method for broadcasting data among a plurality of processing cores is disclosed. The processor includes a plurality of processing cores connected by point-to-point connections. A first of the processing cores includes a router that includes at least an allocation unit and an output port. The allocation unit is configured to determine that respective input buffers on at least two others of the processing cores are available to receive given data. The output port is usable by the router to send the given data across one of the point-to-point connections. The router is configured to send the given data contingent on determining that the respective input buffers are available. Furthermore, the processor is configured to deliver the data to the at least two other processing cores in response to the first processing core sending the data once across the point-to-point connection.
Opening claim text (preview).
What is claimed: 1. An apparatus, comprising: a plurality of processing cores connected by a plurality of point-to-point connections within the apparatus, wherein: the plurality of processing cores includes at least a first processing core, a second processing core, and a third processing core, wherein the first processing core is configured to send a set of data across one of the plurality of point-to-point connections in response to determining that both the first and the seco…
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.