Ltr frame updating in video encoding
US-2024414352-A1 · Dec 12, 2024 · US
Apparatus and method for sequentially parsing bitstreams based on removal of emulation prevention byte
US9014259B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9014259-B2 |
| Application number | US-201113331713-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 20, 2011 |
| Priority date | Dec 21, 2010 |
| Publication date | Apr 21, 2015 |
| Grant date | Apr 21, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An apparatus and method sequentially parses bitstreams based on a removal of an Emulation Prevention Byte (EPB). The apparatus and method may detect an EPB pattern from among sequentially input bitstreams, may store the bitstreams, may store a processed bitstream where the EPB pattern is removed, among the bitstreams, and may select an output of a register buffer based on an input of a buffer selection flag.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus for sequentially parsing bitstreams for decoding, the apparatus comprising: at least one processor; an Emulation Prevention Byte (EPB) processor to detect an EPB pattern from among bitstreams which are sequentially input; a first register buffer to store the bitstreams in a first buffer set comprising a plurality of buffers connected in series; a second register buffer to store a processed bitstream where the EPB pattern is removed, among…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9014259B2 cover?
- An apparatus and method sequentially parses bitstreams based on a removal of an Emulation Prevention Byte (EPB). The apparatus and method may detect an EPB pattern from among sequentially input bitstreams, may store the bitstreams, may store a processed bitstream where the EPB pattern is removed, among the bitstreams, and may select an output of a register buffer based on an input of a buffer s…
- Who is the assignee on this patent?
- Sim Donggyu, Kim Doo Hyun, Song Joon Ho, and 7 more
- What technology area does this patent fall under?
- Primary CPC classification H04N19/42. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Apr 21 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).