Distributed sop display panel and display system
US-2024036795-A1 · Feb 1, 2024 · US
Output control circuit, scanning line driving circuit of electro-optic device, electro-optic device and electronic apparatus
US9013391B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9013391-B2 |
| Application number | US-201313789297-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 7, 2013 |
| Priority date | Mar 13, 2012 |
| Publication date | Apr 21, 2015 |
| Grant date | Apr 21, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An output control circuit is configured to have a first circuit which includes a NOT circuit, a NAND circuit and a transmission gate as a first sub circuit, and a second circuit which includes a NAND circuit as a second sub circuit. The NAND circuit controls a transmission to the NAND circuit of the enable signal by the transmission gate based on signal which has been logic reversed by the NOT circuit and the NAND circuit.
First claim
Opening claim text (preview).
What is claimed is: 1. An output control circuit comprising: a first circuit which includes a plurality of first sub circuits; and a second circuit which includes a plurality of second sub circuits, wherein one first sub circuit among the plurality of first sub circuits inputs one input signal and enable signal, wherein one second sub circuit among the plurality of second sub circuits inputs the enable signal when the enable signal is transmitted from the one first sub circu…
Assignees
Inventors
Classifications
Physics · mapped topic
- G09G5/003Primary
Physics · mapped topic
Electricity · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9013391B2 cover?
- An output control circuit is configured to have a first circuit which includes a NOT circuit, a NAND circuit and a transmission gate as a first sub circuit, and a second circuit which includes a NAND circuit as a second sub circuit. The NAND circuit controls a transmission to the NAND circuit of the enable signal by the transmission gate based on signal which has been logic reversed by the NOT …
- Who is the assignee on this patent?
- Seiko Epson Corp
- What technology area does this patent fall under?
- Primary CPC classification G09G5/003. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Apr 21 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).