Oscillator circuits and methods to compensate frequency pulling
US-2015381186-A1 · Dec 31, 2015 · US
Method and apparatus for reducing interference
US9013232B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9013232-B2 |
| Application number | US-201213731672-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 31, 2012 |
| Priority date | Oct 11, 2000 |
| Publication date | Apr 21, 2015 |
| Grant date | Apr 21, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method and apparatus is provided for reducing interference in circuits. A management strategy is provided to reduce reference spurs and interference in circuits. The management strategy uses a combination of one or more techniques which reduce the digital current, minimize mutual inductance, utilize field cancellation, prevent leakage current, and/or manage impedance. These techniques may be used alone, or preferably, used on combination with one another.
First claim
Opening claim text (preview).
What is claimed is: 1. A method of reducing interference present in a circuit formed on an integrated circuit comprising the steps of: placing a first conductive strip above a conductive trace on the circuit adapted to carry high frequency digital current; placing a second conductive strip below the conductive trace; placing a third conductive strip in proximity to the conductive trace, the third conductive strip forming at least a part of a first side of a conduit to shield t…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9013232B2 cover?
- A method and apparatus is provided for reducing interference in circuits. A management strategy is provided to reduce reference spurs and interference in circuits. The management strategy uses a combination of one or more techniques which reduce the digital current, minimize mutual inductance, utilize field cancellation, prevent leakage current, and/or manage impedance. These techniques may be …
- Who is the assignee on this patent?
- Silicon Lab Inc, Silicon Lab Inc
- What technology area does this patent fall under?
- Primary CPC classification H03L7/18. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Apr 21 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).