Methods of forming FinFET semiconductor devices so as to tune the threshold voltage of such devices

US9012286B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9012286-B2
Application numberUS-201213445428-A
CountryUS
Kind codeB2
Filing dateApr 12, 2012
Priority dateApr 12, 2012
Publication dateApr 21, 2015
Grant dateApr 21, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Disclosed herein are various methods of forming FinFET semiconductor devices so as to tune the threshold voltage of such devices. In one example, the method includes forming a plurality of spaced-apart trenches in a semiconducting substrate to define at least one fin (or fins) for the device, prior to forming a gate structure above the fin (or fins), performing a first epitaxial growth process to grow a first semiconductor material on exposed portions of the fin (or fins) and forming the gate structure above the first semiconductor material on the fin (or fins).

First claim

Opening claim text (preview).

What is claimed: 1. A method of forming a FinFET device, comprising: forming a plurality of spaced-apart trenches in a semiconducting substrate, said trenches defining at least one fin comprised of said semiconducting substrate for said device; forming a layer of insulating material in said trenches, wherein an upper portion of said at least one fin extends above an upper surface of said layer of insulating material so as to expose all sidewall surfaces and an entirety of a top…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9012286B2 cover?
Disclosed herein are various methods of forming FinFET semiconductor devices so as to tune the threshold voltage of such devices. In one example, the method includes forming a plurality of spaced-apart trenches in a semiconducting substrate to define at least one fin (or fins) for the device, prior to forming a gate structure above the fin (or fins), performing a first epitaxial growth process …
Who is the assignee on this patent?
Chi Min-Hwa, Globalfoundries Inc
What technology area does this patent fall under?
Primary CPC classification H10D84/0193. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 21 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).