Method and system for integrity protection for accelerator device firmware using virtualization-based security
US-2024354415-A1 · Oct 24, 2024 · US
Virtualization with in-place translation
US9009727B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9009727-B2 |
| Application number | US-46634309-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 14, 2009 |
| Priority date | May 30, 2008 |
| Publication date | Apr 14, 2015 |
| Grant date | Apr 14, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
In a computing system having virtualization software including a guest operating system (OS), a method for executing guest OS instructions that includes: replacing each of one or more guest OS instructions with: (a) a translated instruction, which translated instruction is a one-to-one translation, or (b) a trap instruction.
First claim
Opening claim text (preview).
What is claimed is: 1. In a computing system comprised of virtualization software including a guest operating system (OS), a method for executing guest OS instructions residing in a memory page that comprises: determining when guest OS instructions in the memory page need to be translated; when a guest OS instruction needs to be translated, performing: determining whether a guest OS instruction should be translated with a multiple instruction sequence or a one to one translation;…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
- G06F12/1009Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9009727B2 cover?
- In a computing system having virtualization software including a guest operating system (OS), a method for executing guest OS instructions that includes: replacing each of one or more guest OS instructions with: (a) a translated instruction, which translated instruction is a one-to-one translation, or (b) a trap instruction.
- Who is the assignee on this patent?
- Devine Scott W, Rogel Lawrence S, Bungale Prashanth P, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F12/1009. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Apr 14 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).