Integrated physical coding sublayer and forward error correction in networking applications
US-2015381312-A1 · Dec 31, 2015 · US
Encoder and decoder generation by state-splitting of directed graph
US9003263B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9003263-B2 |
| Application number | US-201313742340-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 15, 2013 |
| Priority date | Jan 15, 2013 |
| Publication date | Apr 7, 2015 |
| Grant date | Apr 7, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method of generating a hardware encoder includes generating a first directed graph characterizing a constraint set for a constrained system, identifying a scaling factor for an approximate eigenvector for the first directed graph, applying the scaling factor to the approximate eigenvector for the first directed graph to yield a scaled approximate eigenvector, partitioning arcs between each pair of states in the first directed graph, performing a state splitting operation on the first directed graph according to the partitioning of the arcs to yield a second directed graph, and generating the hardware encoder based on the second directed graph.
First claim
Opening claim text (preview).
What is claimed is: 1. A method of generating an encoder comprising: generating a first directed graph characterizing a constraint set for a constrained system; identifying a scaling factor for an approximate eigenvector for the first directed graph; applying the scaling factor to the approximate eigenvector for the first directed graph to yield a scaled approximate eigenvector; partitioning arcs between each pair of states in the first directed graph; performing a state s…
Assignees
Inventors
Classifications
- G11B20/1833Primary
Physics · mapped topic
Electricity · mapped topic
Physics · mapped topic
- G06F11/14Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9003263B2 cover?
- A method of generating a hardware encoder includes generating a first directed graph characterizing a constraint set for a constrained system, identifying a scaling factor for an approximate eigenvector for the first directed graph, applying the scaling factor to the approximate eigenvector for the first directed graph to yield a scaled approximate eigenvector, partitioning arcs between each pa…
- Who is the assignee on this patent?
- Lsi Corp
- What technology area does this patent fall under?
- Primary CPC classification G11B20/1833. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Apr 07 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).