Memory performance evaluation using address mapping information
US-2024394164-A1 · Nov 28, 2024 · US
Memory controller, devices including the same, and operating method thereof
US9003262B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9003262-B2 |
| Application number | US-201213428231-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 23, 2012 |
| Priority date | Mar 24, 2011 |
| Publication date | Apr 7, 2015 |
| Grant date | Apr 7, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An operating method of a memory controller includes classifying a plurality of blocks in a memory cell array included in a flash memory into a first group and a second group according to the number of error bits in data programmed to each of the blocks, and creating a combinational block by combining a first block from the first group with a second block from the second group.
First claim
Opening claim text (preview).
What is claimed is: 1. An operating method of a memory controller, the method comprising: classifying a plurality of blocks of a memory cell array included in a flash memory into a first group and a second group according to a number of error bits in data programmed to each of the plurality of blocks; and creating a combinational block by combining a first block from the first group with a second block from the second group. 2. The method of claim 1 , furt…
Assignees
Inventors
Classifications
- G06F12/0246Primary
Physics · mapped topic
Physics · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9003262B2 cover?
- An operating method of a memory controller includes classifying a plurality of blocks in a memory cell array included in a flash memory into a first group and a second group according to the number of error bits in data programmed to each of the blocks, and creating a combinational block by combining a first block from the first group with a second block from the second group.
- Who is the assignee on this patent?
- Lee Jae-Wook, Lee Yang Sup, Seo Jeong Beom, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0246. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Apr 07 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).