Low-power high-performance clock path architecture
US-2024393824-A1 · Nov 28, 2024 · US
Reference frequency setting method, memory controller, and flash memory storage apparatus
US9003100B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9003100-B2 |
| Application number | US-201113104009-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 9, 2011 |
| Priority date | Mar 31, 2011 |
| Publication date | Apr 7, 2015 |
| Grant date | Apr 7, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A reference frequency setting method of a flash memory storage apparatus is provided. The flash memory storage apparatus includes a flash memory module, a storage unit, and an oscillator circuit without a crystal. The reference frequency setting method includes following steps. Whether a setting code is stored in the flash memory module or the storage unit is determined, wherein the setting code includes information of a reference frequency. If the setting code is stored in the flash memory module, the setting code is read to allow the oscillator circuit to generate the reference frequency according to the setting code. A memory controller and a flash memory storage apparatus using the reference frequency setting method are also provided.
First claim
Opening claim text (preview).
What is claimed is: 1. A reference frequency setting method of a flash memory storage apparatus, wherein the flash memory storage apparatus comprises a flash memory module, a storage unit, and an oscillator circuit, the reference frequency setting method comprising: determining whether a setting code is stored in the flash memory module or the storage unit in order to determine whether to generate the setting code, wherein the setting code comprises setting information of a refere…
Assignees
Inventors
Classifications
- G06F1/08Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9003100B2 cover?
- A reference frequency setting method of a flash memory storage apparatus is provided. The flash memory storage apparatus includes a flash memory module, a storage unit, and an oscillator circuit without a crystal. The reference frequency setting method includes following steps. Whether a setting code is stored in the flash memory module or the storage unit is determined, wherein the setting cod…
- Who is the assignee on this patent?
- Chen Chih-Ming, Chen An-Chung, Cheng Wen-Lung, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification G06F1/08. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Apr 07 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).