Power detector circuit using native transistor
US-9780776-B1 · Oct 3, 2017 · US
US9000751B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9000751-B2 |
| Application number | US-201213396235-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 14, 2012 |
| Priority date | Feb 18, 2011 |
| Publication date | Apr 7, 2015 |
| Grant date | Apr 7, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In a voltage detecting circuit, a transistor is configured as a P-type MOSFET, and includes a source connected with an input terminal, a gate connected with a ground voltage terminal and a drain connected with an output terminal. A transistor is configured as a P-type MOSFET, and includes a gate and a source connected with the output terminal and a drain connected with the ground terminal. Gate width and gate length of the transistor and gate width and gate length of the transistor are adjusted so that source-drain current flowing between the source and the drain of the transistor becomes equal to source-drain current flowing between the source and the drain of the transistor when the voltage applied to the input terminal is set to be preset trigger voltage. This configuration accomplishes detecting that the input voltage exceeds the trigger voltage with simple configuration.
Opening claim text (preview).
What is claimed is: 1. A voltage detecting circuit configured to detect that voltage applied to an input terminal exceeds preset trigger voltage, the voltage detecting circuit comprising: a first transistor configured as a P-type field-effect transistor, and including a source connected with the input terminal, a gate connected with a ground voltage terminal and a drain connected with an output terminal; and a second transistor configured as a P-type field-effect transistor incl…
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.