Metal gates for semiconductor devices and method thereof
US-2024429281-A1 · Dec 26, 2024 · US
Stress liner for stress engineering
US8999863B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8999863-B2 |
| Application number | US-13337508-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 5, 2008 |
| Priority date | Jun 5, 2008 |
| Publication date | Apr 7, 2015 |
| Grant date | Apr 7, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A stress liner having first and second stress type is provided over a first type and a second type transistor to improve reliability and performance without incurring area penalties or layout deficiencies.
First claim
Opening claim text (preview).
What is claimed is: 1. A method of fabricating an IC comprising: providing a substrate having first and second active regions defined thereon, the first active region comprises a first transistor of a first type and the second active region comprises a second transistor of a second type; forming a continuous first stress liner on the substrate covering the first and second transistors, wherein the continuous first stress liner comprises a first stress; forming a mask to protec…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
- H10D84/0167Primary
Electricity · mapped topic
Electricity · mapped topic
- H10D84/038Primary
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8999863B2 cover?
- A stress liner having first and second stress type is provided over a first type and a second type transistor to improve reliability and performance without incurring area penalties or layout deficiencies.
- Who is the assignee on this patent?
- Lee Jae Gon, Tian Jingze, Tan Shyue Seng, and 4 more
- What technology area does this patent fall under?
- Primary CPC classification H10D84/0167. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Apr 07 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).