Advanced hydrogenation of silicon solar cells
US-9190556-B2 · Nov 17, 2015 · US
US8999775B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8999775-B2 |
| Application number | US-201313905107-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 29, 2013 |
| Priority date | Mar 25, 2013 |
| Publication date | Apr 7, 2015 |
| Grant date | Apr 7, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for fabricating a pixel structure includes the following steps. A patterned semiconductor layer, an insulation layer, and a patterned metal layer are formed on a substrate sequentially. A first inter-layer dielectric (ILD) layer is formed to cover the patterned metal layer. A low temperature annealing process is performed after forming the first ILD layer. A hydrogen plasma treatment process is performed after the low temperature annealing process. A second ILD layer is formed to cover the first ILD layer after the hydrogen plasma treatment process. A third ILD layer is formed to cover the second ILD layer. A source electrode and a drain electrode are formed on the third ILD layer. A passivation layer is formed on the source electrode and the drain electrode. A pixel electrode is formed on the passivation layer. A pixel structure manufactured by the above-mentioned method is also provided.
Opening claim text (preview).
What is claimed is: 1. A method of forming a pixel structure, comprising: providing a substrate; forming a patterned semiconductor layer on the substrate; forming an insulation layer on the patterned semiconductor layer; forming a patterned metal layer on the insulation layer, wherein the patterned metal layer partially overlap the patterned semiconductor layer in a perpendicular projection direction; forming a first inter-layer dielectric (ILD) layer covering the patterne…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.