System, Methods and Apparatus Using Virtual Appliances in a Semiconductor Test Environment
US-2015370248-A1 · Dec 24, 2015 · US
Method and system providng a self-test on one or more sensors coupled to a device
US8996919B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8996919-B2 |
| Application number | US-201313797058-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 12, 2013 |
| Priority date | Mar 13, 2012 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method and system for providing a self-test configuration in a device is disclosed. The method and system comprise providing a self-test mechanism in a kernel space of a memory and enabling a hook in a user space of the memory, wherein the hook is in communication with the self-test mechanism. The method and system also include running the self-test driver and utilizing the results.
First claim
Opening claim text (preview).
What is claimed is: 1. A computer implemented method for providing a self-test on one or more sensors coupled to a device, the method comprising: enabling a hook in a user space of a memory, wherein the hook is in communication with a self-test mechanism; receiving a user input via the hook; executing the self-test mechanism in a kernel space of the memory within the device; and returning the results to the user space; wherein the returning step includes returning the result…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
- G06F11/2273Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8996919B2 cover?
- A method and system for providing a self-test configuration in a device is disclosed. The method and system comprise providing a self-test mechanism in a kernel space of a memory and enabling a hook in a user space of the memory, wherein the hook is in communication with the self-test mechanism. The method and system also include running the self-test driver and utilizing the results.
- Who is the assignee on this patent?
- Invensense Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F11/2273. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 31 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).