Victim cache that supports draining write-miss entries
US-2024264952-A1 · Aug 8, 2024 · US
Multi latency configurable cache
US8996833B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8996833-B2 |
| Application number | US-201313793045-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 11, 2013 |
| Priority date | Mar 11, 2013 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Described herein are technologies for optimizing different cache configurations of a size-configurable cache. One configuration includes a base cache portion and a removable cache portion, each with different latencies. The latency of the base cache portion is modified to correspond to the latency of the removable portion.
First claim
Opening claim text (preview).
What is claimed is: 1. An integrated circuit, comprising: an execution unit; a size-configurable cache being communicably connected to the execution unit, the size-configurable cache comprising: a base portion; and a removable portion, wherein the size-configurable cache is configured in a first cache configuration when the removable portion is not removed and is configured in a second cache configuration when the removable portion is removed; and a latency control block…
Assignees
Inventors
Classifications
- G06F12/0895Primary
Physics · mapped topic
- G06F12/0802Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8996833B2 cover?
- Described herein are technologies for optimizing different cache configurations of a size-configurable cache. One configuration includes a base cache portion and a removable cache portion, each with different latencies. The latency of the base cache portion is modified to correspond to the latency of the removable portion.
- Who is the assignee on this patent?
- Novakovsky Larisa, Gendler Alexander, Stauber Ohad, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0895. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 31 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).