Memory performance evaluation using address mapping information
US-2024394164-A1 · Nov 28, 2024 · US
Nonvolatile memory system and block management method
US8996786B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8996786-B2 |
| Application number | US-201113338984-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 28, 2011 |
| Priority date | Jan 28, 2011 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A nonvolatile memory system includes a memory area including a nonvolatile memory apparatus divided into a plurality of blocks, and a controller configured to control the memory area. The controller groups the plurality of blocks of the memory area according to wear level and whether each of the plurality of blocks is in use, and manages the blocks of each group in wear level order.
First claim
Opening claim text (preview).
What is claimed: 1. A nonvolatile memory system comprising: a memory area including a plurality of blocks; and a controller configured to control the memory area, wherein the controller groups the plurality of blocks of the memory area according to whether a wear level of each block is less than a predetermined wear level limit threshold value and whether each of the plurality of blocks is in use, and manages blocks of each group in wear level order, and the controller inclu…
Assignees
Inventors
Classifications
Physics · mapped topic
- G06F12/0246Primary
Physics · mapped topic
- H04M1/04Primary
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8996786B2 cover?
- A nonvolatile memory system includes a memory area including a nonvolatile memory apparatus divided into a plurality of blocks, and a controller configured to control the memory area. The controller groups the plurality of blocks of the memory area according to wear level and whether each of the plurality of blocks is in use, and manages the blocks of each group in wear level order.
- Who is the assignee on this patent?
- Song In Hwan, Sk Hynix Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0246. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 31 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).