Memory module threading with staggered data transfers
US-2024054082-A1 · Feb 15, 2024 · US
US8996780B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8996780-B2 |
| Application number | US-201213570889-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 9, 2012 |
| Priority date | Sep 25, 2008 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A dual host system and method with back to back non-transparent bridges and a proxy packet generating mechanism. The proxy packet generating mechanism enables the hosts to send interrupt generating packets to each other.
Opening claim text (preview).
What is claimed is: 1. A data processing system comprising: a first host comprising a first non-transparent bridge; and a second host comprising a second non-transparent bridge, wherein the first and second non-transparent bridges are arranged in a back to back configuration and wherein at least a portion of the second non-transparent bridge is inaccessible to the first host and at least a portion of the first non-transparent bridge is inaccessible to the second host, wherein…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.