Methods and systems of managing an interconnection
US-2015378852-A1 · Dec 31, 2015 · US
US8996770B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8996770-B2 |
| Application number | US-201213592406-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 23, 2012 |
| Priority date | Sep 6, 2011 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Integrating link calibration and dynamic topology discovery in a multi-processor system establishes a first of a plurality of processors in the multi-processor system as a director of integrated link calibration and dynamic topology discovery. A plurality of high speed interconnects connects the plurality of processors with each other. The director processor directs calibration of each of the plurality of high speed interconnects via a shared hardware resource. The shared hardware resource is shared among the plurality of processors. Topology of the multi-processor system is incrementally discovered as each of the plurality of high speed interconnects is calibrated based on a result of each of the plurality of high speed interconnects being calibrated.
Opening claim text (preview).
What is claimed is: 1. A method comprising: establishing a first of a plurality of processors in a multi-processor system as a director of integrated interconnect calibration and dynamic topology discovery, wherein a plurality of high speed interconnects connects the plurality of processors with each other; calibrating each of the plurality of high speed interconnects as directed by the director via a shared hardware resource, wherein the shared hardware resource is shared among…
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.