Modular multiplier and modular multiplication method thereof
US-2016357515-A1 · Dec 8, 2016 · US
Method and apparatus for multiply instructions in data processors
US8996601B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8996601-B2 |
| Application number | US-201213529619-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 21, 2012 |
| Priority date | Jun 21, 2012 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
The disclosed embodiments relate to apparatus for accurately, efficiently and quickly executing a multiplication instruction. The disclosed embodiments can provide a multiplier module having an optimized layout that can help speed up computation of a result during a multiply operation so that cycle delay can be reduced and so that power consumption can be reduced.
First claim
Opening claim text (preview).
What is claimed is: 1. A multiplier module for digitally multiplying a multiplicand operand by a multiplier operand, comprising: a partial product array having a folded layout that is split into a low-side and a high-side, comprising: a plurality of booth encoders that are each configured to generate a particular select signal based on a portion of the multiplier operand, wherein the plurality of booth encoders are arranged along a substantially diagonal path that extends between…
Assignees
Inventors
Classifications
Physics · mapped topic
- G06F7/52Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8996601B2 cover?
- The disclosed embodiments relate to apparatus for accurately, efficiently and quickly executing a multiplication instruction. The disclosed embodiments can provide a multiplier module having an optimized layout that can help speed up computation of a result during a multiply operation so that cycle delay can be reduced and so that power consumption can be reduced.
- Who is the assignee on this patent?
- Hilker Scott A, Phan George Q, Advanced Micro Devices Inc
- What technology area does this patent fall under?
- Primary CPC classification G06F7/52. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 31 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).