Photonic device and method of making same
US-11892678-B2 · Feb 6, 2024 · US
US8995800B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8995800-B2 |
| Application number | US-201213542996-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 6, 2012 |
| Priority date | Jul 6, 2012 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of fabricating silicon waveguides with embedded active circuitry from silicon-on-insulator wafers utilizes photolithographic microfabrication techniques to define waveguide structures and embedded circuit recesses for receiving integrated circuitry. The method utilizes a double masking layer, one layer of which at least partially defines at least one waveguide and the other layer of which at least partially defines the at least one waveguide and at least one embedded circuit recess. The photolithographic microfabrication techniques are sufficiently precise for the required small structural features of high frequency waveguides and the double masking layer allows the method to be completed more efficiently. The basic fabrication method may be extended to provide batch arrays to mass produce silicon waveguide devices.
Opening claim text (preview).
We claim: 1. A method of fabricating a silicon waveguide structure with an embedded circuit, comprising the steps of: 1) providing a silicon-on-insulator (SOI) wafer; 2) providing a double masking layer on said SOI wafer, leaving at least one portion of the surface of said SOI wafer unmasked, said double masking layer comprising: a first masking layer arranged to define the first half of at least one waveguide which has an associated desired waveguide depth and a circuit recess…
Physics · mapped topic
Physics · mapped topic
Electricity · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.