Method and apparatus for reconfigurable clock data recovery in fading environments
US-2024146500-A1 · May 2, 2024 · US
US8995595B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8995595-B2 |
| Application number | US-201314132721-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 18, 2013 |
| Priority date | Jul 1, 2009 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Apparatus and method for receiving burst data signal without using external detection signal are disclosed. The apparatus can include a clock data recovery (CDR) circuit to generate a clock signal, and a detection circuit to detect an initial portion in the data recovered from the input signal. The CDR circuit can have a first mode that attempts to synchronize the clock signal with a reference data signal, and a second mode that attempts to synchronize the clock signal with the burst data signal and to recover data based on the clock signal. The apparatus can include a controller to conduct a process including, in sequence, setting the CDR circuit in the first mode, setting the CDR circuit in the second mode, and keeping the CDR circuit in the second mode when the detection circuit detects the initial portion in the recovered data.
Opening claim text (preview).
What is claimed is: 1. An apparatus for receiving a burst data signal having data edges and corresponding to burst data including an initial portion, the apparatus comprising: an input circuit configured to receive an electrical signal and output an input signal; a reference data signal generator configured to generate a reference data signal having reference edges; a clock data recovery (CDR) circuit configured to generate a clock signal having clock edges, the CDR circuit ha…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.