Apparatus and method for managing otn traffic in packet-circuit integrated transport system based on multilayer-integrated fabric switch
US-2015381513-A1 · Dec 31, 2015 · US
US8995445B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8995445-B2 |
| Application number | US-72290003-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 26, 2003 |
| Priority date | Dec 19, 2002 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In a network device packets are marked with sequence identifiers at ingress of the device, switched through a plurality of switching planes and re-sequenced on a per flow basis at egress of the device. The re-sequencing system includes a controller that allocates to each received data packet a temporary storage location in a packet buffer. A plurality of output registers are provided, with each one associated with a flow. A pointer uses predefined parameters to point to an output register that has been previously assigned to receive data packets from the corresponding flow. Parameters in the pointed output register are correlated with parameters in a received packet to determine if the received packet is next in sequence to packets processed through a particular queue.
Opening claim text (preview).
Having thus described our invention, what we claim is as follows: 1. A system for resequencing per flow data packets received by at least one destination egress adapter comprising: a plurality of output registers with each register dynamically assigned to store received data packets from one of a plurality of flows, wherein each of the output registers further comprises: a packet sequence number and a packet buffer identifier for an in-process data packet; and a valid-bit latc…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.