Methods and apparatus for recovering network association information
US-2024129384-A1 · Apr 18, 2024 · US
US8995430B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8995430-B2 |
| Application number | US-201313859909-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 10, 2013 |
| Priority date | Apr 2, 1996 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A media over packet networking appliance provides a network interface, a voice transducer, and at least one integrated circuit assembly coupling the voice transducer to the network interface. The at least one integrated circuit assembly provides media over packet transmissions and holds bits defining reconstruction of a packet stream having a primary stage and a secondary stage. The secondary stage has one or more of linear predictive coding parameters, long term prediction lags, parity check, and adaptive and fixed codebook gains. The packet stream has an instance of single packet loss, and the reconstruction includes receiving a packet sequence represented by P(n)P(n−1)′, [Lost Packet], P(n+2)P(n+1)′, and P(n+3)P(n+2)′, obtaining as information from the secondary stage one or more of the linear predictive coding parameters, long term prediction lags, parity check, and adaptive and fixed codebook gains, and performing an excitation reconstruction utilizing said packet sequence thus received.
Opening claim text (preview).
What is claimed is: 1. A single-chip integrated circuit comprising: A. a processor circuit; and B. a memory on said single-chip integrated circuit holding bits defining reconstruction of a stream of packets with each packet having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains of the first stage of a preceding packet, and the reconstruction including: i. receiving a p…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.