Two-tier defect scan management
US-2024402922-A1 · Dec 5, 2024 · US
Hybrid latch and fuse scheme for memory repair
US8995217B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8995217-B2 |
| Application number | US-201313783729-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 4, 2013 |
| Priority date | Jan 2, 2013 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method and apparatus for managing memory in an electronic system is described. The method includes determining a failure in an element of the memory array that is repairable by a redundant element. The method may further include using a latch to identify the redundant element. The method may also include that upon an event, using a value in the latch in an eFuse which subsequently selects the redundant element.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus for managing memory in an electronic system comprising: a memory array containing a redundant element that may be activated using either a latch or an eFuse; a logic module, that is adapted to, upon the determination of a failure in an element of the memory array that is repairable by a redundant element uses a latch to identify the redundant element, and upon an event, transferring a value from the latch to the eFuse, which subsequently selects…
Assignees
Inventors
Classifications
Physics · mapped topic
- G11C29/42Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8995217B2 cover?
- A method and apparatus for managing memory in an electronic system is described. The method includes determining a failure in an element of the memory array that is repairable by a redundant element. The method may further include using a latch to identify the redundant element. The method may also include that upon an event, using a value in the latch in an eFuse which subsequently selects the…
- Who is the assignee on this patent?
- IBM
- What technology area does this patent fall under?
- Primary CPC classification G11C29/42. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 31 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).