Gate isolation features and methods of fabricating the same in semiconductor devices
US-2024379673-A1 · Nov 14, 2024 · US
Semiconductor device including pillar transistors
US8994098B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8994098-B2 |
| Application number | US-201313938446-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 10, 2013 |
| Priority date | Jul 12, 2012 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A first pillar transistor and a second pillar transistor are arranged with no other pillar transistor therebetween, a distance between a first silicon pillar in the first pillar transistor and a second silicon pillar in the second pillar transistor is smaller than a distance between a third silicon pillar in a third pillar transistor and the first silicon pillar.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor device comprising: a first pillar transistor including a first diffusion layer on an upper portion of a first silicon pillar formed on a substrate, a second diffusion layer on a lower portion of the first silicon pillar, and a first gate electrode formed via a first gate insulator film so as to cover a surface of the first silicon pillar between the first diffusion layer and the second diffusion layer; a second pillar transistor including a…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
- H10D84/83Primary
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8994098B2 cover?
- A first pillar transistor and a second pillar transistor are arranged with no other pillar transistor therebetween, a distance between a first silicon pillar in the first pillar transistor and a second silicon pillar in the second pillar transistor is smaller than a distance between a third silicon pillar in a third pillar transistor and the first silicon pillar.
- Who is the assignee on this patent?
- Elpida Memory Inc, Ps4 Luxco Sarl
- What technology area does this patent fall under?
- Primary CPC classification H10D84/83. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Mar 31 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).