Method to etch non-volatile metal materials
US-2015340603-A1 · Nov 26, 2015 · US
US8993397B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8993397-B2 |
| Application number | US-201314011577-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 27, 2013 |
| Priority date | Jun 11, 2010 |
| Publication date | Mar 31, 2015 |
| Grant date | Mar 31, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of forming a memory device. The method provides a semiconductor substrate having a surface region. A first dielectric layer is formed overlying the surface region of the semiconductor substrate. A bottom wiring structure is formed overlying the first dielectric layer and a second dielectric material is formed overlying the top wiring structure. A bottom metal barrier material is formed to provide a metal-to-metal contact with the bottom wiring structure. The method forms a pillar structure by patterning and etching a material stack including the bottom metal barrier material, a contact material, a switching material, a conductive material, and a top barrier material. The pillar structure maintains a metal-to-metal contact with the bottom wiring structure regardless of the alignment of the pillar structure with the bottom wiring structure during etching. A top wiring structure is formed overlying the pillar structure at an angle to the bottom wiring structure.
Opening claim text (preview).
What is claimed is: 1. A method of forming a semiconductor device having a memory device, comprising: providing a semiconductor substrate having a surface region; forming a first dielectric layer overlying the surface region of the semiconductor substrate; forming a first via within the first dielectric layer material; depositing a liner material within the first via; depositing a metal-containing material over and in contact with the liner material and filling the first v…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.