Victim cache that supports draining write-miss entries
US-2024264952-A1 · Aug 8, 2024 · US
Indirect inter-thread communication using a shared pool of inboxes
US8990833B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8990833-B2 |
| Application number | US-201113330850-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 20, 2011 |
| Priority date | Dec 20, 2011 |
| Publication date | Mar 24, 2015 |
| Grant date | Mar 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A circuit arrangement, method, and program product for communicating data between hardware threads of a network on a chip processing unit utilizes shared inboxes to communicate data to pools of hardware threads. The associated hardware in the pools threads receive data packets from the shared inboxes in response to issuing work requests to an associated shared inbox. Data packets include a source identifier corresponding to a hardware thread from which the data packet was generated, and the shared inboxes may manage data packet distribution to associated hardware threads based on the source identifier of each data packet. A shared inbox may also manage workload distribution and uneven workload lengths by communicating data packets to hardware threads associated with the shared inbox in response to receiving work requests from associated hardware threads.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for communicating data in a network on chip (NOC) processing unit that includes a plurality of nodes, each node including a router and an integrated processor block, each integrated processor block including at least one hardware thread, and each hardware thread executing an instance of a stage of a plurality of stages of a software pipeline, wherein the routers of each node are coupled together in an on-chip network, the method comprising: generati…
Assignees
Inventors
Classifications
- G06F9/546Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8990833B2 cover?
- A circuit arrangement, method, and program product for communicating data between hardware threads of a network on a chip processing unit utilizes shared inboxes to communicate data to pools of hardware threads. The associated hardware in the pools threads receive data packets from the shared inboxes in response to issuing work requests to an associated shared inbox. Data packets include a sour…
- Who is the assignee on this patent?
- Kuesel Jamie R, Kupferschmidt Mark G, Schardt Paul E, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F9/546. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).