Expanding inline function calls in nested inlining scenarios
US-9495141-B1 · Nov 15, 2016 · US
Program optimizing apparatus, program optimizing method, and program optimizing article of manufacture
US8990786B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8990786-B2 |
| Application number | US-201113307731-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 30, 2011 |
| Priority date | Dec 15, 2010 |
| Publication date | Mar 24, 2015 |
| Grant date | Mar 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An apparatus having a transactional memory enabling exclusive control to execute a transaction. The apparatus includes: a first code generating unit configured to interpret a program, and generate first code in which a begin instruction to begin a transaction and an end instruction to commit the transaction are inserted before and after an instruction sequence including multiple instructions to execute designated processing in the program; a second code generating unit configured to generate second code at a predetermined timing by using the multiple instructions according to the designated processing; and a code write unit configured to overwrite the instruction sequence of the first code with the second code or to write the second code to a part of the first code in the transaction.
First claim
Opening claim text (preview).
I claim: 1. A program optimizing apparatus including a non-transitory transactional memory enabling exclusive control to execute a transaction, comprising: a first code generating unit configured to interpret a program, and to generate a first code in which a begin instruction to begin the transaction and an end instruction to commit the transaction are inserted before and after an instruction sequence including a plurality of instructions to execute a designated processing in the…
Assignees
Inventors
Classifications
- G06F8/4443Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8990786B2 cover?
- An apparatus having a transactional memory enabling exclusive control to execute a transaction. The apparatus includes: a first code generating unit configured to interpret a program, and generate first code in which a begin instruction to begin a transaction and an end instruction to commit the transaction are inserted before and after an instruction sequence including multiple instructions to…
- Who is the assignee on this patent?
- Nakaike Takuya, IBM
- What technology area does this patent fall under?
- Primary CPC classification G06F8/4443. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).