Circuit board, electronic device, and production method for circuit board
US-12156346-B2 · Nov 26, 2024 · US
Decoupling method, appratus for designing power feeding line, and circuit board
US8990761B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8990761-B2 |
| Application number | US-201214007892-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 28, 2012 |
| Priority date | Mar 29, 2011 |
| Publication date | Mar 24, 2015 |
| Grant date | Mar 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method includes: with a setting frequency set as an operating frequency of an LSI, selecting a capacitor having a lowest resonant impedance and a resonant frequency close to the setting frequency with reference to a capacitor characteristic database and installing one or more capacitors, each being the selected capacitor, as high frequency decoupling capacitors, the number thereof corresponding to a value obtained by dividing the upper limit of the power feeding line impedance by a resonant impedance of the capacitor.
First claim
Opening claim text (preview).
The invention claimed is: 1. A decoupling method for decoupling for a circuit board having an LSI (Large Scale Integrated Circuit) mounted thereon, the method comprising: (a) a data processing apparatus deriving a maximum area of a power feeding line supplying power to at least the LSI, for an operating frequency of the LSI, based on design information of the circuit board; (b) the data processing apparatus deriving an upper limit of a power feeding line impedance, based on the…
Assignees
Inventors
Classifications
Electricity · mapped topic
Physics · mapped topic
Physics · mapped topic
Electricity · mapped topic
Cross-Sectional Technologies · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8990761B2 cover?
- A method includes: with a setting frequency set as an operating frequency of an LSI, selecting a capacitor having a lowest resonant impedance and a resonant frequency close to the setting frequency with reference to a capacitor characteristic database and installing one or more capacitors, each being the selected capacitor, as high frequency decoupling capacitors, the number thereof correspondi…
- Who is the assignee on this patent?
- Kashiwakura Kazuhiro, Nec Corp
- What technology area does this patent fall under?
- Primary CPC classification H05K1/18. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Mar 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).