Error attribution for systems providing access management as a service
US-2024289203-A1 · Aug 29, 2024 · US
Server having memory dump function and memory dump acquisition method
US8990630B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8990630-B2 |
| Application number | US-201213342633-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 3, 2012 |
| Priority date | Jul 10, 2009 |
| Publication date | Mar 24, 2015 |
| Grant date | Mar 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A server having a plurality of system boards, comprising: a panic processing unit configured to stop (panic) the server; a system board information storage unit configured to store information to identify a system board having a memory used by a kernel; a system board detaching processing unit configured to detach the system board having the memory used by the kernel before server stoppage; and a reboot processing unit configured to reboot the server using system boards other than the separated system board among the plurality of system boards, after detaching the system board having the memory used by the kernel.
First claim
Opening claim text (preview).
What is claimed is: 1. A server having a plurality of system boards, comprising: a panic processing unit configured to stop(panic) the server; a mapping information processing unit configured to write mapping information required for obtaining and analyzing a dump of a memory used by a kernel into a fixed address of a memory in a system board that has the first order among the plurality of system boards that are ordered before the server is stopped; a system board information…
Assignees
Inventors
Classifications
Physics · mapped topic
- G06F11/0778Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8990630B2 cover?
- A server having a plurality of system boards, comprising: a panic processing unit configured to stop (panic) the server; a system board information storage unit configured to store information to identify a system board having a memory used by a kernel; a system board detaching processing unit configured to detach the system board having the memory used by the kernel before server stoppage; and…
- Who is the assignee on this patent?
- Kondo Hiroshi, Tabei Ryo, Gotsubo Kenji, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification G06F11/0778. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).