Power management system for selectively changing the power state of devices using an OS power management framework and non-OS power management framework

US8990591B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-8990591-B2
Application numberUS-72408410-A
CountryUS
Kind codeB2
Filing dateMar 15, 2010
Priority dateDec 31, 2009
Publication dateMar 24, 2015
Grant dateMar 24, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In some embodiments, the invention provides a higher efficiency, real-time platform power management architecture for computing platforms. A more direct power management architecture may be provided using integrated voltage regulators and in some embodiments, a direct power management interface (DPMI) as well. Integrated voltage regulators, such as in-silicon voltage regulators (ISVR) can be used to implement quicker, more highly responsive power state transitions.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus, comprising: one or more processor cores to execute an operating system (OS) with a power management framework; a power management unit (PMU); and a direct power management interface (DPMI) coupled to the PMU to bidirectionally communicate power state messages between the PMU and devices, the PMU to receive a DPMI power state change request for a first device of the devices from the DPMI and to receive an operating system power management…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US8990591B2 cover?
In some embodiments, the invention provides a higher efficiency, real-time platform power management architecture for computing platforms. A more direct power management architecture may be provided using integrated voltage regulators and in some embodiments, a direct power management interface (DPMI) as well. Integrated voltage regulators, such as in-silicon voltage regulators (ISVR) can be us…
Who is the assignee on this patent?
Zou Peng, Dibene Ii Joseph T, Thenus Fernardi, and 1 more
What technology area does this patent fall under?
Primary CPC classification G06F1/3203. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).