Address Range Based Memory Hints for Prefetcher, Cache and Memory Controller
US-2024385966-A1 · Nov 21, 2024 · US
Storage controller cache page management
US8990504B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8990504-B2 |
| Application number | US-201113180380-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 11, 2011 |
| Priority date | Jul 11, 2011 |
| Publication date | Mar 24, 2015 |
| Grant date | Mar 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A cache page management method can include paging out a memory page to an input/output controller, paging the memory page from the input/output controller into a real memory, modifying the memory page in the real memory to an updated memory page and purging the memory page paged to the input/output controller.
First claim
Opening claim text (preview).
What is claimed is: 1. A cache page management method, comprising: paging a memory page from a real memory to a virtual memory, the virtual memory being a peripheral device to a computer system that includes the real memory and an input/output controller; paging out the memory page from the virtual memory to the input/output controller; paging the memory page from the input/output controller into the real memory; modifying the memory page in the real memory to an updated mem…
Assignees
Inventors
Classifications
- G06F12/126Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8990504B2 cover?
- A cache page management method can include paging out a memory page to an input/output controller, paging the memory page from the input/output controller into a real memory, modifying the memory page in the real memory to an updated memory page and purging the memory page paged to the input/output controller.
- Who is the assignee on this patent?
- Astigarraga Tara, Browne Michael E, Demczar Joseph, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification G06F12/126. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).