Memory device, a memory system and an operating method of the memory device
US-12073914-B2 · Aug 27, 2024 · US
Method of increasing a timing margin for relaying data to a memory array
US8988967B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8988967-B2 |
| Application number | US-201213572815-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 13, 2012 |
| Priority date | Oct 14, 2009 |
| Publication date | Mar 24, 2015 |
| Grant date | Mar 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method is provided for relaying data to a memory array operating in synchronization with a clock signal having a first transition edge. A data strobe signal having a second transition edge corresponding to the first transition edge is provided. A first signal is provided. The data is latched into the first signal at a first time point lagged behind the first transition edge by a first time interval until a second time point in response to the first transition edge for relaying the data of the first signal to the memory array when the second transition edge appears earlier than the first transition edge.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for relaying data to a memory array operating in synchronization with a clock signal having a first transition edge, comprising steps of: providing a data strobe signal having a second transition edge corresponding to the first transition edge; providing a first signal; and latching the data into the first signal at a first time point lagged behind the first transition edge by a first time interval until a second time point in response to the fi…
Assignees
Inventors
Classifications
Physics · mapped topic
- G11C7/22Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8988967B2 cover?
- A method is provided for relaying data to a memory array operating in synchronization with a clock signal having a first transition edge. A data strobe signal having a second transition edge corresponding to the first transition edge is provided. A first signal is provided. The data is latched into the first signal at a first time point lagged behind the first transition edge by a first time in…
- Who is the assignee on this patent?
- Truong Phat, Le Tien Dinh, Nanya Technology Corp
- What technology area does this patent fall under?
- Primary CPC classification G11C7/22. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).