Semiconductor memory device, memory system including the same and operating method thereof
US-9214239-B2 · Dec 15, 2015 · US
Select transistor tuning
US8988941B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8988941-B2 |
| Application number | US-201313801800-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 13, 2013 |
| Priority date | Dec 18, 2012 |
| Publication date | Mar 24, 2015 |
| Grant date | Mar 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
In a nonvolatile memory array in which a select transistor includes a charge storage element, the threshold voltage of the select transistor is monitored, and if the threshold voltage deviates from a desired threshold voltage range, charge is added to, or removed from the charge storage element to return the threshold voltage to the desired threshold voltage range.
First claim
Opening claim text (preview).
It is claimed: 1. A three dimensional charge-storage memory formed in multiple physical levels disposed above a substrate comprising: a plurality of NAND strings that extend in a direction that is perpendicular to a surface of a substrate, each of the plurality of NAND strings having a select transistor at each end; a plurality of select lines that are connected to gates of the select transistors to selectively connect the plurality of strings to conductive lines; resolving ci…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
- G11C16/107Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8988941B2 cover?
- In a nonvolatile memory array in which a select transistor includes a charge storage element, the threshold voltage of the select transistor is monitored, and if the threshold voltage deviates from a desired threshold voltage range, charge is added to, or removed from the charge storage element to return the threshold voltage to the desired threshold voltage range.
- Who is the assignee on this patent?
- Sandisk Technologies Inc, Sandisk Tehcnologies Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C16/107. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).