Two-tier defect scan management
US-2024402922-A1 · Dec 5, 2024 · US
Structure and method for narrowing voltage threshold distribution in non-volatile memories
US8988940B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8988940-B2 |
| Application number | US-201213562667-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 31, 2012 |
| Priority date | Jul 31, 2012 |
| Publication date | Mar 24, 2015 |
| Grant date | Mar 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Embodiments of the present invention provide a memory array of macro cells. Each macro cell comprises a storage element and a calibration element. The storage element and its corresponding calibration element are part of a common memory array within an integrated circuit, and therefore, are in close proximity to each other. The calibration element may store a parameter used to modify the threshold voltage of the storage element.
First claim
Opening claim text (preview).
What is claimed is: 1. An electronic circuit comprising: a plurality of flash memory cells, wherein: the plurality of flash memory cells comprises a storage flash cell and a calibration flash cell; the calibration flash cell is electrically connected to the storage flash cell; the storage flash cell and calibration flash cell comprise a macro cell; the storage flash cell is configured and disposed to store data; and the calibration flash cell is configured and disposed to…
Assignees
Inventors
Classifications
- G11C29/028Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8988940B2 cover?
- Embodiments of the present invention provide a memory array of macro cells. Each macro cell comprises a storage element and a calibration element. The storage element and its corresponding calibration element are part of a common memory array within an integrated circuit, and therefore, are in close proximity to each other. The calibration element may store a parameter used to modify the thresh…
- Who is the assignee on this patent?
- Tannhof Pascal Robert, Dornel Erwan, Garetto Davide, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification G11C29/028. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).