System control using sparse data
US-12072810-B2 · Aug 27, 2024 · US
Semiconductor memory device and driving method of the same
US8988933B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8988933-B2 |
| Application number | US-201213606793-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 7, 2012 |
| Priority date | Mar 22, 2012 |
| Publication date | Mar 24, 2015 |
| Grant date | Mar 24, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A non-volatile semiconductor memory device that can reduce power consumption includes plural memory banks containing nonvolatile plural memory cells. A common data bus is shared by plural memory banks and transmits the data of the memory cells. The plural switches are provided respectively between the electric source and plural memory banks. A controller controls the plural switches. The controller, in the data reading-out action or the data writing-in action, makes at least one of the switches corresponding to at least one of the memory banks accessible in a conduction state, and other switches in a non-conduction state.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor memory device comprising: a plurality of memory banks each containing nonvolatile memory cells; and a plurality of switches provided between a power source and the plurality of memory banks, such that each of the memory banks can be selectively connected and disconnected to the power source by operation of the plurality of switches; and a controller controlling the plurality of switches according to a state of the memory device.…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8988933B2 cover?
- A non-volatile semiconductor memory device that can reduce power consumption includes plural memory banks containing nonvolatile plural memory cells. A common data bus is shared by plural memory banks and transmits the data of the memory cells. The plural switches are provided respectively between the electric source and plural memory banks. A controller controls the plural switches. The contro…
- Who is the assignee on this patent?
- Takizawa Ryousuke, Toshiba Kk
- What technology area does this patent fall under?
- Primary CPC classification G11C5/148. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 24 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).