Magnetoresistive device and method for manufacturing the same
US-9207292-B2 · Dec 8, 2015 · US
US8988925B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8988925-B2 |
| Application number | US-201213597318-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 29, 2012 |
| Priority date | Mar 2, 2010 |
| Publication date | Mar 24, 2015 |
| Grant date | Mar 24, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A nonvolatile semiconductor memory device in accordance with an embodiment comprises a plurality of first, second lines, a plurality of memory cells, and a control circuit. The plurality of second lines extend so as to intersect the first lines. The plurality of memory cells are disposed at intersections of the first, second lines, and each includes a variable resistor. The control circuit is configured to control a voltage applied to the memory cells. The control circuit applies a first pulse voltage to the variable resistor during a forming operation. In addition, the control circuit applies a second pulse voltage to the variable resistor during a setting operation, the second pulse voltage having a polarity opposite to the first pulse voltage. Furthermore, the control circuit applies a third pulse voltage to the variable resistor during a resetting operation, the third pulse voltage having a polarity identical to the first pulse voltage.
Opening claim text (preview).
What is claimed is: 1. A nonvolatile semiconductor memory device, comprising: a plurality of first lines; a plurality of second lines extending so as to intersect the first lines; a plurality of memory cells disposed at intersections of the first lines and the second lines, each of the memory cells including a variable resistor; and a control circuit for controlling a voltage applied to the memory cells, the plurality of memory cells being able to change from a write state…
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.