Interposer instrumentation method and apparatus
US-2024133947-A1 · Apr 25, 2024 · US
US8984359B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8984359-B2 |
| Application number | US-201314023041-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 10, 2013 |
| Priority date | Feb 7, 2011 |
| Publication date | Mar 17, 2015 |
| Grant date | Mar 17, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The disclosure describes a novel method and apparatus for improving interposers that connected stacked die assemblies to system substrates. The improvement includes the addition of IEEE 1149.1 circuitry within interposers to allow simplifying interconnect testing of digital and analog signal connections between the interposer and system substrate it is attached too. The improvement also includes the additional 1149.1 controlled circuitry that allows real time monitoring of voltage supply and ground buses in the interposer. The improvement also includes the additional of 1149.1 controlled circuitry that allows real time monitoring of functional digital and analog input and output signals in the interposer. The improvement also provides the ability to selectively serially link the 1149.1 circuitry in the interposer with 1149.1 circuitry in the die of the stack.
Opening claim text (preview).
What is claimed is: 1. A device comprising: A. a base substrate having functional input outputs, functional output inputs, a test data in output, a test mode select output, a test clock output, and a test data out input; B. an integrated circuit die having functional inputs and functional outputs, and having no connection to any of the test data in output, the test mode select output, the test clock output, and the test data out input; and C. an interposer, including: i. firs…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.