Display device
US-2024431161-A1 · Dec 26, 2024 · US
Shift register and active matrix device
US8982015B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8982015-B2 |
| Application number | US-73614409-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 31, 2009 |
| Priority date | Apr 22, 2008 |
| Publication date | Mar 17, 2015 |
| Grant date | Mar 17, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A shift register includes cascade-connected stages, each of which includes a data latch and an output stage. In at least one embodiment, the latch has a single data input which, in use, receives a date signal from a preceding or succeeding stage. The output stage includes a first switch, which passes a clock signal to the stage output when the output stage is activated by the latch. The output stage also comprises a second switch, which passes the lower supply voltage to the stage output when the output stage is inactive.
First claim
Opening claim text (preview).
The invention claimed is: 1. A shift register comprising: a plurality of stages, each of at least some of the stages including a data latch and an output stage, each data latch including a single data input arranged, when the shift register is in use, to receive a data signal from a single adjacent one of the stages, and each output stage including a first switch arranged to pass a clock signal to a stage output when the output stage is active and a second switch arranged to…
Assignees
Inventors
Classifications
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
- G09G3/20Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8982015B2 cover?
- A shift register includes cascade-connected stages, each of which includes a data latch and an output stage. In at least one embodiment, the latch has a single data input which, in use, receives a date signal from a preceding or succeeding stage. The output stage includes a first switch, which passes a clock signal to the stage output when the output stage is activated by the latch. The output …
- Who is the assignee on this patent?
- John Gareth, Zebedee Patrick, Sharp Kk
- What technology area does this patent fall under?
- Primary CPC classification G09G3/20. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 17 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).