Hardmask composition, hardmask layer, and method of forming patterns
US-2024377746-A1 · Nov 14, 2024 · US
US8980656B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8980656-B2 |
| Application number | US-201013503123-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 14, 2010 |
| Priority date | Oct 21, 2009 |
| Publication date | Mar 17, 2015 |
| Grant date | Mar 17, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A new method for forming an array of high aspect ratio semiconductor nanostructures entails positioning a surface of a stamp comprising a solid electrolyte in opposition to a conductive film disposed on a semiconductor substrate. The surface of the stamp includes a pattern of relief features in contact with the conductive film so as to define a film-stamp interface. A flux of metal ions is generated across the film-stamp interface, and a pattern of recessed features complementary to the pattern of relief features is created in the conductive film. The recessed features extend through an entire thickness of the conductive film to expose the underlying semiconductor substrate and define a conductive pattern on the substrate. The stamp is removed, and material immediately below the conductive pattern is selectively removed from the substrate. Features are formed in the semiconductor substrate having a length-to-width aspect ratio of at least about 5:1.
Opening claim text (preview).
The invention claimed is: 1. A method of forming an array of high aspect ratio semiconductor nanostructures, the method comprising: positioning a surface of a stamp comprising a solid electrolyte in opposition to a conductive film disposed on a semiconductor substrate, the surface of the stamp including a pattern of relief features in contact with the conductive film so as to define a film-stamp interface, and the relief features having at least one lateral dimension of about 1 mi…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Operations & Transport · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.