Electrically erasable programmable memory device that generates a cyclic redundancy check (CRC) code
US-9213591-B1 · Dec 15, 2015 · US
Error-correction coding method, error-correction decoding method, error-correction coding apparatus, and error-correction decoding apparatus
US8977927B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8977927-B2 |
| Application number | US-77861810-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 12, 2010 |
| Priority date | May 13, 2009 |
| Publication date | Mar 10, 2015 |
| Grant date | Mar 10, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An error-correction coding method that includes outer coding of performing a coding process for an outer code; and inner coding of performing a coding process for an inner code that has an error correction capability adjusted based on an error correction capability of the outer code.
First claim
Opening claim text (preview).
What is claimed is: 1. An error-correction coding method for achieving a desired bit error ratio (BER) of BERod after error correction of data transmitted via a channel, which has a BER of BERib, the method comprising the steps of: performing a coding process for an outer code interleaved to a depth of No bits, wherein the outer code has an error correction capability of reducing BER by a difference between BERob and BERod, and wherein BERob represents a BER by which an error corr…
Assignees
Inventors
Classifications
- H03M13/29Primary
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8977927B2 cover?
- An error-correction coding method that includes outer coding of performing a coding process for an outer code; and inner coding of performing a coding process for an inner code that has an error correction capability adjusted based on an error correction capability of the outer code.
- Who is the assignee on this patent?
- Miyata Yoshikuni, Yoshida Hideo, Kubo Kazuo, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification H03M13/29. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Mar 10 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).