Registration of a PUF signature and regeneration using a trellis decoder
US-12081238-B2 · Sep 3, 2024 · US
Optimized mechanism to simplify the circulant shifter and the P/Q kick out for layered LDPC decoder
US8977924B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8977924-B2 |
| Application number | US-201213607907-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 10, 2012 |
| Priority date | Sep 10, 2012 |
| Publication date | Mar 10, 2015 |
| Grant date | Mar 10, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A layered LDPC decoder architecture includes a single MUX and a single shifter element for processing an optimized LDPC parity check matrix. The optimized LDPC parity check matrix may be a K×L sub-matrix having zero elements, non-zero elements defined by a circulant matrix or zero matrices, and identity matrixes.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for decoding a LDPC encoded signal in a layered architecture, comprising: bit-shifting, with a computer processor, a first signal based on a delta shift value; selecting, with a computer processor, a signal from the bit-shifted first signal and a second combined signal, wherein the second combined signal is a combination of at least two signals; and storing the selected signal in a ping-pong memory designated for storing some combination of P ty…
Assignees
Inventors
Classifications
- H03M13/1111Primary
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8977924B2 cover?
- A layered LDPC decoder architecture includes a single MUX and a single shifter element for processing an optimized LDPC parity check matrix. The optimized LDPC parity check matrix may be a K×L sub-matrix having zero elements, non-zero elements defined by a circulant matrix or zero matrices, and identity matrixes.
- Who is the assignee on this patent?
- Li Zongwang, Wang Chung-Li, Yang Shaohua, and 1 more
- What technology area does this patent fall under?
- Primary CPC classification H03M13/1111. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Mar 10 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).