Parallel Processing Of Data
US-2024338235-A1 · Oct 10, 2024 · US
US8977533B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8977533-B2 |
| Application number | US-201113023900-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 9, 2011 |
| Priority date | Feb 9, 2011 |
| Publication date | Mar 10, 2015 |
| Grant date | Mar 10, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present invention provides a system and method for detecting unreachable states in a large commercial Statemate Statechart model. A system for checking the reachability of any given state in a Statemate Model, the said system comprises: an input means for receiving an Original Statemate Model (OSM), output means for displaying the result to a user, and a processor, wherein the processor is capable of executing the programmed instructions to: transform the OSM into First Statemate Model (FSM) by using translator; transform the OSM into Second Statemate Model (SSM) based on the determined length of the super step such that the set of all initial configurations of the SSM is a superset of all the stable configurations of the OSM by using translator; check the reachability of states of the OSM in the SSM by using bounded model checker (BMC); and send the result to the output means.
Opening claim text (preview).
What is claimed is: 1. A system for checking statuses of states in a Statemate Model using bounded model checking (BMC), the system comprises: an input means for receiving an Original Statemate Model (OSM), and a processor coupled to the input means, wherein the processor is capable of executing certain programmed instructions to: transform the OSM into a First Stalemate Model (FSM), wherein the FSM comprises a set of initial FSM configurations, and wherein the set of initial F…
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.