Low power non-volatile non-charge-based variable supply RFID tag memory
US-11989606-B2 · May 21, 2024 · US
Anti-fuse circuit and semiconductor device having the same
US8976564B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8976564-B2 |
| Application number | US-201313748773-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 24, 2013 |
| Priority date | Feb 20, 2012 |
| Publication date | Mar 10, 2015 |
| Grant date | Mar 10, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A memory device includes an anti-fuse cell array including a plurality of anti-fuse cells. Each anti-fuse cell includes a first cell transistor connected to a common node, a second cell transistor connected to the common node, and an access transistor connected to the common node. The first cell transistor is configured to store data and the second cell transistor is configured to store data when the first cell transistor has defect data.
First claim
Opening claim text (preview).
What is claimed is: 1. An anti-fuse circuit comprising: an anti-fuse cell array including a plurality of anti-fuse cells, each anti-fuse cell including a normal cell transistor and a vote cell transistor connected in parallel to each other; and an anti-fuse cell driving circuit configured to generate a normal cell driving voltage applied to the normal cell transistor, and a vote cell driving voltage applied to the vote cell transistor, wherein the normal cell transistor is con…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8976564B2 cover?
- A memory device includes an anti-fuse cell array including a plurality of anti-fuse cells. Each anti-fuse cell includes a first cell transistor connected to a common node, a second cell transistor connected to the common node, and an access transistor connected to the common node. The first cell transistor is configured to store data and the second cell transistor is configured to store data wh…
- Who is the assignee on this patent?
- Samsung Electronics Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification G11C17/16. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 10 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).