Method of making metal substrates with structures formed therein
US-2024404922-A1 · Dec 5, 2024 · US
US8973258B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8973258-B2 |
| Application number | US-201213600222-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 31, 2012 |
| Priority date | Jul 2, 2012 |
| Publication date | Mar 10, 2015 |
| Grant date | Mar 10, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A manufacturing method of substrate structure is provided. A base material having a core layer, a first patterned copper layer, a second patterned copper layer and at least one conductive via is provided. The first and second patterned copper layers are respectively located on a first surface and a second surface of the core layer. The conductive via passes through the core layer and connects the first and second patterned copper layers. A first and a second solder mask layers are respectively formed on the first and second surfaces. Portions of the first and second patterned copper layers are exposed by the first and second solder mask layers, respectively. A first gold layer is formed on the first and second patterned copper layers exposed by the first and second solder mask layers. A nickel layer and a second gold layer are successively formed on the first gold layer.
Opening claim text (preview).
What is claimed: 1. A manufacturing method of a substrate structure, comprising: providing a base material, the base material has a core layer, a first patterned copper layer, a second patterned copper layer and at least one of a conductive via, wherein the core layer has a first surface and a second surface opposite to each other, the first patterned copper layer and the second patterned copper layer are respectively located on the first surface and the second surface, and the co…
Electricity · mapped topic
Cross-Sectional Technologies · mapped topic
Electricity · mapped topic
Cross-Sectional Technologies · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.