Memory switching protocol when switching optically-connected memory
US-2015370697-A1 · Dec 24, 2015 · US
Wireless bus for intra-chip and inter-chip communication, including scalable wireless bus embodiments
US8971806B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8971806-B2 |
| Application number | US-87772310-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 8, 2010 |
| Priority date | Jan 27, 2010 |
| Publication date | Mar 3, 2015 |
| Grant date | Mar 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Embodiments of the present invention are directed to a scalable wireless bus for intra-chip and inter-chip communication. The scalable wireless bus includes a plurality of wireless-enabled components (WECs). In an embodiment, the scalable wireless bus may have at least one of the number of links among WECs and the capacity of said links adapted based on one or more factors. For example, the number of links and the capacity of the links may be adapted according to one or more of, among other factors, expected activity level over the wireless bus, desired power consumption, delay, and interference levels.
First claim
Opening claim text (preview).
What is claimed is: 1. A wireless bus system, comprising: a plurality of wireless-enabled components (WECs) wirelessly coupled to each other via one or more wireless links that form a wireless bus; and a controller, coupled via a control channel to the plurality of WECs, configured to detect a change in one or more of: an expected activity level, a desired power consumption level, a desired communication delay level, and an interference level over the wireless bus, and to adapt,…
Assignees
Inventors
Classifications
Physics · mapped topic
Electricity · mapped topic
Electricity · mapped topic
- G06F13/42Primary
Physics · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8971806B2 cover?
- Embodiments of the present invention are directed to a scalable wireless bus for intra-chip and inter-chip communication. The scalable wireless bus includes a plurality of wireless-enabled components (WECs). In an embodiment, the scalable wireless bus may have at least one of the number of links among WECs and the capacity of said links adapted based on one or more factors. For example, the num…
- Who is the assignee on this patent?
- Rofougaran Ahmadreza Reza, Behzad Arya Reza, Zhao Sam Ziqun, and 3 more
- What technology area does this patent fall under?
- Primary CPC classification G06F13/42. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).