Processor and memory communication in a stacked memory system
US-2024411709-A1 · Dec 12, 2024 · US
Context protection for a column interleaved memory
US8971084B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8971084-B2 |
| Application number | US-201313948914-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 23, 2013 |
| Priority date | Jul 23, 2013 |
| Publication date | Mar 3, 2015 |
| Grant date | Mar 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A semiconductor memory cell includes a set of circuit structures, each having column input/output circuits. The semiconductor memory cell further includes a set of replicas corresponding to the column input/output circuits. The set of replicas are non-functional and fills an empty space next to the column input/output circuits and hence, provides context protection for the column input/output circuits.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor memory cell comprising: a set of circuit structures, each comprising column input/output circuits; and a set of replicas, that are non-functional, corresponding to the column input/output circuits, the set of replicas configured to fill an empty space next to the column input/output circuits, wherein the set of replicas provide context protection for the column input/output circuits. 2. The semiconductor memory cell of…
Assignees
Inventors
Classifications
- G11C5/025Primary
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8971084B2 cover?
- A semiconductor memory cell includes a set of circuit structures, each having column input/output circuits. The semiconductor memory cell further includes a set of replicas corresponding to the column input/output circuits. The set of replicas are non-functional and fills an empty space next to the column input/output circuits and hence, provides context protection for the column input/output c…
- Who is the assignee on this patent?
- Texas Instruments Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C5/025. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Mar 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).