Gate driver system for detecting a short circuit condition
US-2024388284-A1 · Nov 21, 2024 · US
Output current distortion compensating apparatus in inverter
US8971067B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8971067-B2 |
| Application number | US-201113078869-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 1, 2011 |
| Priority date | May 6, 2010 |
| Publication date | Mar 3, 2015 |
| Grant date | Mar 3, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An output current distortion compensating apparatus in an inverter is disclosed, the inverter including an inverter controller generating a PWM signal for controlling a PWM voltage generator, wherein the inverter controller includes a first dead time compensation voltage generator generating a compensation voltage based on an output current polarity of each phase in the inverter, and a second dead time compensation voltage generator generating a compensation voltage based on an output current waveform of each phase in the inverter, and wherein a first dead time compensation voltage outputted from the first dead time compensation voltage generator and a second dead time compensation voltage outputted from the second dead time compensation voltage generator are added to generate a final dead time compensation voltage, thereby preventing occurrence of hunting phenomenon in which a current is greatly fluctuated.
First claim
Opening claim text (preview).
What is claimed is: 1. An apparatus for controlling an inverter, the apparatus comprising: a phase voltage command unit configured to generate a voltage command for the inverter using a frequency command and a prescribed voltage to frequency ratio; a detector configured to detect a output current of the inverter; a first compensation voltage generator configured to generate a first compensation voltage based on a polarity of the output current of the inverter, the first compen…
Assignees
Inventors
Classifications
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8971067B2 cover?
- An output current distortion compensating apparatus in an inverter is disclosed, the inverter including an inverter controller generating a PWM signal for controlling a PWM voltage generator, wherein the inverter controller includes a first dead time compensation voltage generator generating a compensation voltage based on an output current polarity of each phase in the inverter, and a second d…
- Who is the assignee on this patent?
- Kim Kwang Yeon, Lsis Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification H02P27/04. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Mar 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).