Using render-graph characteristics to optimize the rendering of an adjusted image

US8970596B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-8970596-B2
Application numberUS-201213399444-A
CountryUS
Kind codeB2
Filing dateFeb 17, 2012
Priority dateFeb 17, 2012
Publication dateMar 3, 2015
Grant dateMar 3, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A technique for optimizing the rendering of such complex render-graphs caches intermediate buffers of nodes that are expected to be re-used after they've been rendered. The render-graph is examined to determine the number of re-uses of each node's output buffer, and the buffer is cached in memory until all the re-uses of the buffer have occurred. Once all the re-uses of the buffer have occurred, the buffer is removed from the cache. This technique guarantees that for a given render-graph, no nodes will be re-rendered, resulting in improved render performance.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of rendering an image, comprising: generating, using a processor, a render graph corresponding to an image, the render graph comprising a first node in a plurality of nodes; analyzing the render graph, using the processor, to identify a total number of nodes in the plurality of nodes that use an output of the first node; assigning, using the processor, the identified total number of nodes as the first node's use indicator; and executing, usi…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US8970596B2 cover?
A technique for optimizing the rendering of such complex render-graphs caches intermediate buffers of nodes that are expected to be re-used after they've been rendered. The render-graph is examined to determine the number of re-uses of each node's output buffer, and the buffer is cached in memory until all the re-uses of the buffer have occurred. Once all the re-uses of the buffer have occurred…
Who is the assignee on this patent?
Murthy Giridhar Sreenivasa, Hayward David, Naaman Alexandre, and 1 more
What technology area does this patent fall under?
Primary CPC classification G06T15/005. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 03 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).