Display having staggered display element arrangement
US-9196199-B2 · Nov 24, 2015 · US
US8970516B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8970516-B2 |
| Application number | US-201113235158-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 16, 2011 |
| Priority date | Sep 23, 2010 |
| Publication date | Mar 3, 2015 |
| Grant date | Mar 3, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
This disclosure provides systems, methods and apparatus for combining devices deposited on a first substrate, with integrated circuits formed on a second substrate such as a semiconducting substrate or a glass substrate. The first substrate may be a glass substrate. The first substrate may include conductive vias. A power combiner circuit may be deposited on a first side of the first substrate. The power combiner circuit may include passive devices deposited on at least the first side of the first substrate. The integrated circuit may include a power amplifier circuit disposed on and configured for electrical connection with the power combiner circuit, to form a power amplification system. The conductive vias may include thermal vias configured for conducting heat from the power amplification system and/or interconnect vias configured for electrical connection between the power amplification system and a conductor on a second side of the first substrate.
Opening claim text (preview).
What is claimed is: 1. An integrated device, comprising: a glass substrate having a first surface and a second surface that is substantially parallel to the first surface; at least one passive component on the first surface of the glass substrate; an integrated circuit die attached to the first surface of the glass substrate; conductive bonding pads on the second surface of the glass substrate; and a plurality of through-glass vias extending between the first surface and t…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.